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Abstract
In this paper, memories built from components subject to transient faults are considered. A fault-tolerant
memory architecture based on low-density parity-check codes is proposed and the existence of reliable memories
for the adversarial failure model is proved. The proof relies on the expansion property of the underlying Tanner graph
of the code. An equivalence between the Taylor-Kuznetsov (TK) scheme and Gallager B algorithm is established
and the results are extended to the independent failure model. It is also shown that the proposed memory architecture
has lower redundancy compared to the TK scheme. The results are illustrated with specific numerical examples.
I. INTRODUCTION
During the past four decades, the decrease in transistor size and the increase in integration factor
have led to very small, fast, and power efficient chips. As the demand for power efficiency continues, a
wide range of new nano-scale technologies is being actively investigated for processing and storage of
digital data. Although it is difficult to discern which of these approaches will become a technological
basis for computers in the future, it is widely recognized that due to their miniature size and variations
in technological process, the nano-components will be inherently unreliable. Even in more traditional
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semiconductor technologies, reducing transistor size has already started affecting circuit reliability, and
it is widely believed that transistor failures (both transient and permanent) will become one of the main
technological obstacles as the trend of increasing the integration factor continues. In this paper, we consider
storage circuits built from such unreliable (faulty) components. We consider an unreliable component (a
logic gate or a memory element) to be a component that is subject to transient faults, i.e., faults that
manifest themselves at particular time steps but do not necessarily persist for later times [1].
Von Neumann [2] was the first to study computation using faulty gates. In [2], he showed that, under
certain conditions, increased gate redundancy can lead to increased reliability of a circuit. However, it was
shown that, in general, computation by faulty gates with non-zero computational capacity is not possible
(see [3], [4]). The study of storage circuits made of unreliable components led to much more optimistic
results. Taylor in [5] proved that a memory has an associated information storage capacity, C, such that
arbitrarily reliable information storage is possible for all memory redundancies greater than 1/C. The
methodology of the proof, however, does not allow one to explicitly calculate the storage capacity. Taylor
considered two models of component failures and proposed construction of fault-tolerant memories based
on low-density parity-check (LDPC) codes. In the first model, the failures of a particular component are
assumed to be statistically independent from one use to another and is referred to as the independent
failure model. In the second model, the components fail permanently but bad components are replaced
with good ones at regular intervals. The failures in different components are assumed to be independent in
both the models. This construction was further studied by Kuznetsov in [6] and we will refer to it as the
Taylor-Kuznetsov (TK) scheme. Hadjicostis [1] was able to generalize Taylor’s scheme to fault tolerant
linear finite state machines. Spielman [7] obtained the best result for a general model of computation, by
marrying the ideas of von Neumann with Reed-Solomon (RS) codes.
The fundamental contribution of this paper is to show existence of reliable memories built entirely from
unreliable components and which have finite redundancies. We consider the adversarial failure model in
which only a fixed fraction of the components fail at any given time and extend our results to the
independent failure model using Chernoff bounds [8]. Our memory architecture has lower redundancy
compared to the TK scheme. Our fault tolerant memory architecture is also based on LDPC codes but
differs from the TK scheme in the decoding algorithm employed. The TK scheme can be shown to be
an implementation of the Gallager B decoding algorithm for LDPC codes (the proof will be given in
Section V). We use the parallel bit flipping decoding algorithm proposed in the context of expander codes
by Sipser and Spielman [9]. Expander codes are a class of asymptotically good error correcting codes
with linear time decoding algorithms which can correct a linear fraction of errors. Expander graph based
arguments have been successfully applied for message passing algorithms by Burshtein and Miller in [10]
as well as for linear programming decoding by Feldman et.al in [11]. At the time of their discovery, explicit
construction of graphs with expansion required for parallel bit flipping algorithm were not known. Capalbo
et al. [12] recently gave an explicit construction of expander graphs based on randomness constructors.
Hence, our method can be seen as a constructive proof in contrast to Taylor’s method which is an existence
proof.
The rest of the paper is organized as follows. In Section II we provide the necessary definitions and a
brief overview of LDPC codes. We explain the proposed memory architecture and characterize it in terms
of complexity and redundancy. In Section III we introduce the model of failure of the components and
prove our main result showing the existence of memories which can tolerate failures in all the components.
In Section IV we provide a few numerical examples. In Section V we establish an equivalence between
the TK scheme and Gallager B algorithm and extend our results to the independent failure model. In
Section VI we discuss open questions and conclude with some interesting remarks.
II. THE SYSTEM DESCRIPTION
In this section, we give a detailed description of the memory system. We start by introducing the
terminology used to characterize memories and proceed to discuss the importance of LDPC codes. We
explain the coding scheme and the error correction scheme employed in the proposed memory architecture.
We then calculate the redundancy and complexity associated with the memories.
A. Definitions
A memory is a device in which information is stored at some time and retrieved at a later time
[5]. The memories under consideration store information in form of bits and are built from registers
(memory elements) each of which can store a single bit. The information storage capability of a memory
is the number of information bits it stores. Consider a memory built out of reliable registers. To build a
memory with information storage capability of k bits requires k registers. Such a memory is termed as an
irredundant memory. Now, consider the problem of information storage with unreliable memory elements.
Due to the component failures, the information read out of the memory may not be identical to the
information stored originally. Hence, to ensure reliable storage, the information needs to be stored in coded
form (see [5] for an excellent discussion on the importance of coded form). Initially, a codeword from some
error correcting code is stored in the memory. The unreliable nature of the memory elements introduces
errors in the registers and the contents of the memory differ from the initial state. To ensure reliability, a
correcting circuit is employed which performs error correction and updates the contents of the registers
with an estimate of the original codeword. Hence, a fault-tolerant memory system (referred to as memory
system or simply memory henceforth) consists of memory elements (referred to as storage circuit) and a
correcting circuit. The correcting circuit is also built of unreliable components. The coding of information
along with the correcting circuit introduce redundancy into the memory system. Such redundant memories
are characterized by two closely related parameters, namely, complexity and redundancy. The complexity
of a memory is the number of components within the memory (a component is a device which either
performs an elementary operation or stores a single bit where an elementary operation is any Boolean
function of two binary operands [5]). The redundancy of a memory is the ratio of the complexity of the
memory to the complexity of an irredundant memory which has the same information storage capability
[5]. It should be noted that there can be many memory architectures with different complexities but the
same information storage capability.
Another important characteristic of a memory is reliability. We say that arbitrarily reliable information
storage is possible in a memory if the probability of memory failure can be made arbitrarily small. To
quantify the reliability of a memory system, it is important to first define what constitutes a memory
failure. Let a memory failure be defined as an event in which the word read out of memory is not equal
to the original codeword. Arbitrarily reliable information storage is not possible with such a definition of
memory failure. This is due to the fact that the probability of failure is lower bounded by the probability
of failure of components in the final step of extracting the information bits. Hence, we define a failure
in the following manner. Associated with each codeword in a code is a decoding equivalence class, i.e.,
the set of words which decode to that particular codeword when decoded with a decoder built of reliable
components. If the contents of the memory do not belong to the decoding equivalence class of the original
codeword, we say a memory failure has occurred. The storage capacity, C, of a memory is a number such
that for all memory redundancies greater than 1/C, arbitrarily reliable information storage is possible [5].
B. LDPC Codes
The memories under consideration store information in form of bits and therefore we restrict our
attention to binary codes in this paper. An (n, k) binary block code maps a message block of k information
bits to a binary n-tuple [13]. The rate r of the code is given by r = k/n. An (n, k) binary linear block
code, C, is a subspace of GF (2)n of dimension k [13]. A parity check matrix H of C is a matrix whose
columns generate the orthogonal complement of C, i.e., an element w of GF (2)n is a codeword of C
iff wHT = 0 [14]. The information storage capability of a memory depends on the type of the code
employed in the correcting circuit. Hence, a memory employing an (n, k) block code has information
storage capability of k bits.
Taylor in [5] argues that no decoding scheme other than iterative decoding of LDPC codes can achieve
non-zero storage capacity. LDPC codes [15] are a class of linear block codes which can be defined by
sparse bipartite graphs [16]. Let G be a bipartite graph with two sets of nodes: n variable (bit) nodes and
m check (constraint) nodes. The check nodes (variable nodes) connected to a variable node (check node)
are referred to as its neighbors. The degree of a node is the number of its neighbors. This graph defines
a linear block code of length n and dimension at least n−m in the following way: The n variable nodes
are associated to the n coordinates of codewords. A vector v = (v1, v2, . . . , vn) is a codeword if and only
if for each check node, the sum of its neighbors is zero. Such a graphical representation of an LDPC code
is called the Tanner graph [17] of the code. The adjacency matrix of G gives H , a parity check matrix of
C. An (n, γ, ρ) regular LDPC code has a Tanner graph with n variable nodes each of degree γ and nγ/ρ
check nodes each of degree ρ. This code has length n and rate r ≥ 1− γ/ρ [16]. It should be noted that
the Tanner graph is not uniquely defined by the code and when we say the Tanner graph of an LDPC
code, we only mean one possible graphical representation.
C. The Proposed Fault Tolerant Memory Architecture
The complexity and redundancy of a fault-tolerant memory depend on the coding scheme as well as
the decoding algorithm employed in updating the contents of the memory. We now explain our memory
architecture in detail.
At time t = 0, a codeword from an (n, γ, ρ) regular binary LDPC code is written into the storage circuit
consisting of n registers each of which can store a single bit. The n bits of the codeword correspond to
the n variable nodes in the Tanner graph, G, of the code. The contents of the registers are updated at
times τ, 2τ, . . . , Lτ , L ∈ IN . The update rules can be explained by defining messages along the edges
in G. For a variable node v (check node c), let E(v) (E(c)) denote the edges incident on v (c). Each
edge e is associated with a variable node v and a check node c. Let −→mt (e) and
←−
mt (e) represent the
messages passed on an edge e from variable node to check node and check node to variable node at time
t respectively. Let v(t) denote the value of variable node v at time t. Then the update at time t is given
by the following algorithm:
Algorithm A
• For each edge e and corresponding variable node v
−→
mt (e) = v(t
−)
• For each edge e and corresponding check node c
←−
mt (e) =

 ∑
e′∈E(c)\{e}
−→
mt (e
′)

 mod 2
• For each variable node v
v(t+) =


1,
∑
e∈E(v)
←−
mt (e) > ⌊γ/2⌋
0, γ −
∑
e∈E(v)
←−
mt (e) > ⌊γ/2⌋
v(t−), otherwise
The algorithm can be interpreted in the following manner. Every variable node sends an estimate of its
value to the neighboring check nodes. A check node calculates an estimate of a neighboring variable node
by computing the modulo two sum of all the remaining (ρ−1) neighboring variable nodes. Each variable
node receives γ estimates, one from each neighboring check and the majority of these estimates is the
updated value of the node.
Remarks: We assume that the update is instantaneous and use v(t−) and v(t+) to denote the value of
variable v just before and after the update respectively. We note that the algorithm presented above is a
slight modification of the parallel bit flipping algorithm proposed in [9].
D. Complexity and Redundancy
LDPC codes can achieve non-zero capacity due to the fact that the redundancy of the LDPC codes
memory increases linearly with the information storage capability. The complexity of the logic gates needed
to perform decoding depend only on γ and ρ and not on the length of the code. So the redundancy remains
bounded even as the code length tends to infinity.
We now calculate the complexity and redundancy associated with our fault-tolerant memory architecture.
The storage circuit consists of n registers each of which can store a single bit and hence has complexity
n. The correcting circuit consists of logic gates (built from components) needed to implement the update
algorithm. The message sent from a check node to variable node involves computing the modulo two
sum of (ρ − 1) bits which requires a (ρ − 1)-input XOR gate which can be implemented using (ρ − 2)
two input XOR gates (a two input XOR gate calculates modulo two sum of two bits). Each check node
needs to compute ρ such estimates. Therefore, the total number of two input XOR gates is
(nγ/ρ)× ρ× (ρ− 2) = nγ(ρ− 2)
Each variable node is updated based on the majority of the γ estimates received from its neighbors. This
requires a γ-input majority logic gate for every variable node whose complexity we denote by Dγ . Hence,
the complexity of the memory system is
S = n(1 +Dγ + γ(ρ− 2))
The memory has information storage capability of rn bits and the complexity of an irredundant memory
with the same information storage capability is rn. The redundancy of the fault-tolerant memory is
therefore
R = n(1 +Dγ + γ(ρ− 2))/rn
≤ (1 +Dγ + γ(ρ− 2))/(1− γ/ρ)
III. ANALYSIS OF THE MEMORY SYSTEM
The storage capacity of a memory depends on the type of failures in the components. A logic gate is
said to have failed if its output is flipped. A register is said to have failed if the bit stored in it is flipped.
In this paper we consider the adversarial failure model also referred to as bit flipping channel model. In
the adversarial model, the failures occur in the worst case fashion but no more than a fixed fraction of the
components fail at any given time. In other words, the number of failures is bounded for a given number
of components. As the number of components increases so does the number of failures. We denote the
fraction of memory element failures in a time interval τ by αm, fraction of two input XOR gate failures
for every use by α⊕ and fraction of γ-input majority logic gate failures for every use by αγ . As mentioned
before, the component failures are transient and independent from one use to another.
A memory system is said to tolerate a constant fraction of errors in all components if at any time at
most a constant fraction of components can fail and no memory failure occurs in the system at all times
t < ∞. Recall that, from our definition, a memory failure occurs if the contents in the memory do not
belong to the decoding class of the originally stored codeword. In this section, we prove that the memory
architecture proposed in Section II can tolerate a constant fraction of failures in all the components. Our
proof is based on the expansion property of the underlying Tanner graph, G, of the code.
Definition 1: [9] A Tanner graph G of a (n, γ, ρ) LDPC code is a (γ, ρ, α, δ) expander if for every
subset S of at most an αn variable nodes, at least δ|S| check nodes are incident to S.
The definition of expander is much more general but we restrict our attention to Tanner graphs of LDPC
codes.
Sipser and Spielman in [9] proposed a class of asymptotically good error correcting codes based on
expander graphs known as expander codes. They proposed two simple bit flipping algorithms, namely,
serial and parallel and showed that when the underlying graph has sufficient expansion, these algorithms
can correct a fixed fraction of errors. LDPC codes are a special case of expander codes in which the
expander graph is the Tanner graph of the LDPC code.
We describe the parallel bit flipping algorithm and interested readers are referred to [9] for details about
serial bit flipping. We say that a constraint is satisfied by a setting of variables if the sum of the variables
in the constraint is even; otherwise, the constraint is unsatisfied. The set of variable nodes (bits) which
differ from their original value are known as corrupt variables.
Parallel Bit Flipping Algorithm
• In parallel, flip each variable that is in more unsatisfied than satisfied constraints.
• Repeat until no such variable remains.
The following theorem from [9] gives the sufficient conditions for the parallel bit flipping algorithm to
correct a constant fraction of errors.
Lemma 1 ([9], Theorem 11): Let G be a (γ, ρ, α, (3/4 + ǫ)γ) expander over n variable nodes, for any
ǫ > 0. Then, the simple parallel decoding algorithm will correct any α0 < α(1 + 4ǫ)/2 fraction of error
after log1−4ǫ(α0n) decoding rounds. Also, if V denotes the set of corrupt variables in the input and
|V | < αn(1 + 4ǫ)/2, then the parallel decoding algorithm produces a word with at most |V |(1 − 4ǫ)
corrupt variables after one decoding round.
Proof: See [9]
From Lemma 1, it is clear that a word belongs to the decoding class of a codeword as long as the
fraction of corrupt variables (bits) is less than α(1+4ǫ)/2. Note that Algorithm A is a slight modification
of one iteration of the parallel bit flipping algorithm of [9]. In the parallel bit flipping algorithm, every
check node indicates to its neighboring variable node if it is satisfied or not. In Algorithm A every check
node gives an estimate of the variable node. Theoretically, both the algorithms are equivalent but we use
the Algorithm A as it has lesser redundancy. We now state and prove our main theorem.
Theorem 1: Let G be a (γ, ρ, α, (3/4+ǫ)γ) expander for any ǫ > 0. The proposed memory architecture
can tolerate constant fraction of errors in all the components if
αm + γ(ρ− 2)α⊕ + αγ < α(1 + 4ǫ)(4ǫ)/2
Proof: At t = 0, a codeword from an (n, γ, ρ) LDPC code with Tanner graph G is written into the
memory. The contents are updated at times τ, 2τ, . . . , Lτ , L ∈ IN , by running Algorithm A. We bound
the number of corrupt variables at time t. Let αv(t) denote the fraction of corrupt variables at time t.
We establish bounds on αv(t) for all t. We first prove the following. Let δ > 0, denote an infinitesimal
duration of time. If
αv((l − 1)τ − δ) < α(1 + 4ǫ)/2,
then,
αv(lτ − δ) < α(1 + 4ǫ)/2
Let V (t) denote the set of corrupt variables at time t.
|V ((l − 1)τ − δ)| = αv((l − 1)τ − δ)n.
Since αv((l − 1)τ − δ) < α(1 + 4ǫ)/2, a decoder built with reliable gates outputs a word with at most
|V ((l−1)τ −δ)|(1−4ǫ) corrupt variables (by Lemma 1). We now bound the number of errors introduced
due to the faulty nature of the decoder. Each XOR gate failure can corrupt at most one variable and each
majority logic gate failure can corrupt at most one variable. So,
|V ((l − 1)τ)| < |V ((l − 1)τ − δ)|(1− 4ǫ)
+ γ(ρ− 2)α⊕n+ αγn (1)
Eq. 1 bounds the number of corrupt variables at the end of (l − 1)th correcting cycle. However, in the
time interval [(l− 1)τ lτ), at most αmn variables can get corrupted due to failures in memory elements.
Therefore, the time at which there are maximum number of corrupt variables is just before the start of a
correcting cycle, i.e.,
αv(lτ − δ) = max{αv(t) : (l − 1)τ ≤ t < lτ}
Hence, it suffices to bound αv(t) for t = lτ − δ, l = 1, 2, . . . , L.
|V ((lτ − δ)| < |V ((l − 1)τ − δ)|(1− 4ǫ)
+ γ(ρ− 2)α⊕n + αγn + αmn (2)
Dividing Eq. 2 by n gives
αv((lτ − δ) < αv((l − 1)τ − δ)(1− 4ǫ)
+ γ(ρ− 2)α⊕ + αγ + αm
< α(1 + 4ǫ)(1− 4ǫ)/2 + α(1 + 4ǫ)(4ǫ)/2
= α(1 + 4ǫ)/2
Since
αv(τ − δ) ≤ αm < α(1 + 4ǫ)/2,
it follows that
αv(lτ − δ) < α(1 + 4ǫ)/2 ∀l ∈ IN.
Hence,
αv(t) < α(1 + 4ǫ)/2 ∀t <∞.
Since, the fraction of corrupt variables is less than α(1+4ǫ)/2, the contents of storage circuit correspond
the decoding class of original codeword and hence, by our definition, no memory failure occurs.
It is instructive to see the behavior of the memory in the absence of the correcting circuit. In any time
interval of τ seconds, at most αmn fraction of the memories may fail. After sufficiently long time, the
fraction of corrupt variables becomes more than α(1 + 4ǫ)/2 and a memory failure occurs. The presence
of a correcting circuit ensures that at any time the number of corrupt variables remains less than the
correcting capability of the code. However, for a given expander there is a loss in the tolerable memory
failure due to the faulty nature of the gates as well as the iterative nature of the decoder. Consider the
case of where decoder is reliable and failures occur only once. The tolerable fraction of errors for a given
expander is close to α(1 + 4ǫ)/2. In the case of memories with unreliable memory elements but reliable
logic gates, the tolerable fraction of memory errors is close to α(1+4ǫ)(4ǫ)/2. The reduction by a factor
of 4ǫ occurs due to the fact that decoder is iterative in nature and needs multiple rounds to converge to the
codeword. One round of error correction decreases the errors by a factor of (1− 4ǫ) and αmn new errors
might be introduced due to memory failures. In the extreme case of ǫ = 1/4 we have a decoder which
takes just one step to correct all the corrupt variables, in which case the tolerable failure rate is arbitrarily
close to α(1 + 4ǫ)/2. The faulty nature of the decoder further reduces the tolerable memory failure rate.
Given the values of αm, α⊕, αγ , a code based on graph with sufficient expansion can be chosen to build
a fault tolerant memory. It is well known that a random graph is a good expander with high probability
(see [9] and references therein). In the next section, we illustrate this fact with a few examples.
IV. NUMERICAL RESULTS
In this section, we illustrate with specific numerical examples the redundancies and tolerable failure
rates associated with different values of γ and ρ. We first make the following observations. The redundancy
of a memory system depends on the parameters γ and ρ of the LDPC code used. Different values of γ
and ρ can result in same redundancy. To compare across different values of γ and ρ, the values of Dγ
and αγ have to be chosen consistently. How Dγ and αγ scale with γ depends on the technology and
implementation. Assuming that all gates are built out of universal NAND gates also does not answer the
question fully as different implementations can lead to different values. Hence for the sake of illustration
we consider a specific implementation. It should be noted that the subsequent discussion is for illustration
purpose only. Accurate analysis for a given case can be carried out along the lines of the method we
present in this section. For a given implementation, we fix the the values of γ and ρ thereby fixing the
redundancy as well as αγ and γ(ρ−2)α⊕. We then use the bounds on the achievable expansion of a (γ, ρ)
regular bipartite graph to find bounds on the value of αtotal = α(1 + 4ǫ)(4ǫ)/2. This in turn provides
bounds on the value of αm for fixed γ and ρ.
A. Redundancy
Recall that the redundancy of a memory system is given by
R = n(1 +Dγ + γ(ρ− 2))/rn
≤ (1 +Dγ + γ(ρ− 2))/(1− γ/ρ)
For a fixed γ, R is minimum for a certain ρ depending on the value of Dγ . For example, if Dγ = 2γ− 1,
then it can be shown that ρ = 2γ minimizes the redundancy. This implies that a rate 1/2 code has the
least redundancy for a given γ.
Fig. 1(a) and Fig. 1(b) show the dependence of the redundancy on ρ for a given value of γ.
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Fig. 1. Redundancies and bounds on expansion for different values of γ (a) redundancy for γ = 9 (b) redundancy for γ = 34 (c) bounds
on αtotal for γ = 9 (d) bounds on αtotal for γ = 34
B. Bounds on Expansion
We make use of the following theorem from [9] to find an upper bound αtotal for a given γ and ρ.
[Theorem 25, [9]]: Let B be a bipartite graph between n c-regular vertices and (c/d)n d-regular vertices.
For all 0 < α < 1, there exists a set of αn c-regular vertices with at most
n
c
d
(1− (1− α)d) +O(1) neighbors
It should be noted that the upper bound is tight for higher values of c.
Using this theorem, we can find an upper bound on αtotal for a given γ and ρ. It should also be noted
that we look for graphs which expand by at least a factor of (3/4 + ǫ).
The following proposition from [11] addresses the issue of existence of expanders.
[Proposition 6, [11]]: Let 0 < r < 1 and 0 < δ < 1 be any fixed constants, and let c be such that
(1 − δ)c is an integer which is at least 2. Then for any n,m such that r = 1 − m/n there is a Tanner
graph with n variable nodes, m check nodes, and regular left degree c which is an (αn, δc)-expander,
where
α = (2eδc+1(δc/(1− r))(1−δ)c))−
1
(1−δ)c−1
It should be noted that the notation for expanders is different in [11]. Also, the proof does not guarantee
that all the check nodes have same degree.
This proposition guarantees the existence of graphs with sufficient expansion and can be used to derive
a lower bound on αtotal for given γ and ρ. This in turn proves existence of memories which can tolerate
αm, α⊕ and αγ fraction of failures in respective components as long as αm+γ(ρ−2)α⊕+αγ < αtotal. Figs.
1(c) and 1(d) illustrate the upper bounds and lower bounds on αtotal for γ = 9 and γ = 34 respectively.
We remark that the bounds have been derived numerically and we do not attempt to give closed form
expressions for the bounds as the results are for illustration purpose only.
V. THE TAYLOR-KUZNETSOV SCHEME AND THE INDEPENDENT FAILURE MODEL
As mentioned in the introduction, Taylor [5], [18] was the first to investigate the capacity and fault-
tolerant architectures of storage systems built entirely from unreliable components. His results were refined
by Kuznetsov [6]. The aim of Taylor and Kuznetsov (TK) was to derive results analogous to the ones
derived by Shannon on the capacity of communication systems. The spirit and methodology of Taylor and
Kuznetsov’s work [5], [6] is similar to Gallager’s results [15] on LDPC codes. The bounds on probability
of error are given for an ensemble of regular random LDPC codes of infinitely large length used in the
correcting circuit. They are obtained under the assumptions that the bits in memory elements remain
independent during the process of correction, i.e., under the assumption that the girth (the length of the
shortest cycle) of the Tanner graph corresponding to a code is infinitely large. Taylor and Kuznetsov
considered a failure model in which a faulty component, generally a logic gate or a memory element,
is subject to transient faults, i.e., faults that manifest themselves at particular time steps but do not
necessarily persist for later times [1]. It is also assumed that gates fail independently of each other, and
that the defects are not permanent, i.e., a gate that malfunctioned at some point in time may give correct
output subsequently and that failure occurs by flipping the correct result with some probability p, i.e., if
the correct result is “1”, the gate gives “0” and vice versa. Such failure mechanism is referred to as von
Neumann type of error or as independent failure model. A faulty gate or memory element in this case
can be modeled as as a binary symmetric channel (BSC) with crossover probability p.
A. The TK Scheme
The information to be stored is first encoded by a (n, γ, ρ) regular binary LDPC code. The stored
codeword v = (v1, v2, . . . , vn) consist of bits vi, 1 ≤ i ≤ n referred also as variables. Each variable
bit vi, 1 ≤ i ≤ n is involved in γ parity-check equations by xHT = c, where H is an (m × n) parity
check matrix and all operations are in binary field. The degree of each check node is ρ. The vector
c = (c1, c2, . . . , cm) is called syndrome and cj corresponds to the value of jth parity-check sum for
1 ≤ j ≤ m. Parity check cj is said to be satisfied if cj = 0 and unsatisfied if cj = 1. A set of parity
checks involving bit xi is {c(1)i , c
(2)
i , . . . , c
(γ)
i }. After encoding, every coded bit xi is replaced with γ bit-
copies of itself {x(1)i , x
(2)
i , . . . , x
(γ)
i } and stored in γ registers. All bit-copies initially have the same value.
New estimates of each of these copies are obtained by using one combination of γ − 1 checks. Note that
there are exactly
(
γ
γ−1
)
= γ combinations. The estimates are obtained as follows.
1) Evaluate parity checks for each bit-copy (exclude one distinct parity check from the original set of
checks for each bit-copy).
2) Flip the value of a particular bit-copy if half or more of the parity checks are unsatisfied.
3) Iterate (1) and (2).
The Tanner graph description of LDPC codes was unknown at the time of Taylor’s paper. It is easy to
see that each bit copy corresponds to an edge in the Tanner graph. The variable node corresponding to the
edge is the corresponding bit and the check node is the parity check that is excluded in the estimation of
that bit copy. If the update scheme is modified so that the check nodes indicate an estimate of the bit copy,
then the update rule is an exact implementation of the hard decision message passing algorithm (known
as Gallager B algorithm) for iterative decoding of LDPC codes (see [19] for a more detailed discussion).
Such an equivalence is of great significance as expander graph arguments have been applied to message
passing algorithms [10] and allows us to extend these results to the case of unreliable gates also.
The complexity and redundancy of the original TK scheme are given by
S = (2 +Dγ−1 + (γ − 1)(ρ− 1))γn
R ≤ (2 +Dγ−1 + (γ − 1)(ρ− 1))γ/(1− γ/ρ).
B. The Independent Failure Model
In this section, we extend our results to the independent failure model. By Chernoff bounds [8], it
follows that a code which can correct a fraction of p+∆ errors achieves exponentially small probability
of error on the BSC with crossover probability p [9]. In other words, if there are n components which can
fail independently with probability p, then the probability that more than p+ ǫ fraction of the components
fail at any time is bounded by
P(number of failures/n > p+∆) ≤ e−D(p+∆||p)n ≤ e−2∆2n
where D(x||y) = x log (x/y) + (1− x) log ((1− x)/(1− y)) is the Kullback-Leibler divergence between
Bernoulli random variables with parameters x and y respectively.
Now consider a memory architecture built from unreliable components subject to independent failures.
Let pm denote the probability of failure of memory element in time interval τ , p⊕, pγ denote the probability
of failure per use of an XOR gate and a γ-input majority logic gate respectively. Also, let ǫm, ǫ⊕, ǫγ > 0
be such that pm+ ǫm = αm, p⊕+ e⊕ = α⊕ and pγ + ǫγ = αγ . Let Pf(t) denote the probability of memory
failure at time t. For αm, α⊕, αγ and G satisfying the conditions in Theorem 1, we now have the following
theorem
Theorem 2: The proposed memory architecture has the following parameters for the independent failure
model:
1) Information storage capability ≥ n(1− γ/ρ)
2) R ≤ (1 +Dγ + γ(ρ− 2))/(1− γ/ρ)
3) Pf (Lτ) ≤ Le(−Ω(n))
Proof: (1) and (2) follow from our discussion in Section II. A memory failure may occur if the
fraction of components which fail at a time is more than the tolerable fraction of errors. In L time steps,
the correcting circuit is run for L times. The memory registers can fail L times. Hence, we have
Pf(Lτ) ≤ L(e
−2ǫ2mn + e−2ǫ
2
⊕
n + e−2ǫ
2
γn)
The bound on the probability of memory failure given in Theorem 2 is a very weak bound and we do not
try to improve it. Theorem 2 establishes the fact that in the proposed memory architecture, probability
of memory failures decreases exponentially with the code length while the redundancy remains bounded.
Theorem 2 has been stated in the same form as the main theorem in Kuznetsov’s paper [6].
Hence, the proposed memory architecture has exponentially decreasing probability of memory failure
in code length and redundancy which is roughly γ times less the TK scheme.
VI. DISCUSSION
Taylor in [5] remarks that memories have an associated non-zero storage capacity but an explicit
calculation of the capacity is, in general, a difficult problem. For a given failure mechanism, finding
storage capacity involves calculating the minimum redundancy to achieve arbitrarily low probability of
error. The redundancy is a function of the coding scheme as well as the decoding algorithm. The TK
scheme as well as the proposed memory architecture have finite redundancies and only give bounds on the
storage capacity. In this paper, we have shown that there exist reliable memories with redundancies less
than that of the TK scheme. This implies that the proposed memory architecture improves the bound by a
factor of γ at least in a few cases. The explicit calculation of the storage capacity still remains an unsolved
problem. While the proposed architecture has less redundancy, the TK scheme may achieve better error
exponents as it employs message passing algorithm which is in general more powerful than the parallel
bit flipping algorithm. It is worth noting that Taylor in [5] describes the parallel bit flipping algorithm as a
scheme for the update rule. He remarks that such an algorithm leads to complex interrelation between the
errors as on successive iterations the values of the bits involved in the estimation of new value of each bit
depend on previous value of the bit. We overcome this problem in this paper by using expander arguments.
Also, extending the results from the adversarial model to the independent failure model using Chernoff
bounds results in very weak bounds on the probability of memory failure. Using expander arguments
directly for the independent failure model for both the proposed architecture and the TK scheme might
result in better error exponents as well as lead to tighter bounds on the capacity.
Another problem which needs to be investigated is the bounds on the probabilities of failures of
components, i.e., what are the upper bounds on the probability of failure of various components. Sipser
and Spielman in [9] provided explicit construction of codes which can correct a certain fraction of errors.
The fraction was later improved by Zemor in [20]. Barg and Zemor in [21] proved that expander codes
achieve capacity on the BSC under iterative decoding. Guruswami and Indyk in [22] proposed linear time
encodable and decodable codes which achieve optimal error correction performance. Study of fault-tolerant
memory architectures based on these codes can provide the required bounds. However, these codes do not
directly imply a specific implementation as is the case with parallel bit flipping algorithm. We noted earlier
that Capalbo et al. [12] gave an explicit construction of expanders. However, the redundancies associated
with such expanders are typically very high. This serves as another reason to consider expander codes
and other linear time decodable codes based on expanders.
The proposed architecture as well as the TK scheme employ coding scheme based on regular LDPC
codes. The works of Richardson, Urbanke and Shokrollahi [23] and Luby, Mitzenmacher, Shokrollahi,
and Spielman [24] show that well designed irregular codes perform close to capacity. Burshtein and
Miller’s work on expander graph arguments for message passing [10] is also based on irregular graphs.
Investigating memory architectures based on irregular codes may serve as another avenue to study the
storage capacity problem.
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